Governing with Insights: Towards Profile-driven **Cache Management of Black-Box Applications**

Golsana Ghaemi 🖂

- Boston University, USA
- Dharmesh Tarapore \square
- Boston University, USA

Renato Mancuso 🖂

Boston University, USA 8

9 Abstract

There exists a divide between the ever-increasing demand for high-performance embedded systems 10 and the availability of practical methodologies to understand the interplay of complex data-intensive 11 applications with hardware memory resources. On the one hand, traditional static analysis approaches 12 are seldomly applicable to latest-generation multi-core platforms due to a lack of accurate micro-13 14 architectural models. On the other hand, measurement-based methods only provide coarse-grained information about the end-to-end execution of a given real-time application. 15

In this paper, we describe a novel methodology, namely Black-Box Profiling (BBProf), to gather 16 fine-grained insights on the usage of cache resources in applications of realistic complexity. The goal 17 of our technique is to extract the relative importance of individual memory pages towards the overall 18 19 temporal behavior of a target application. Importantly, BBProf does not require the semantics of the target application to be known — i.e., applications are treated as black-boxes — and it does not rely 20 on any platform-specific hardware support. We provide an open-source full-system implementation 21 and showcase how BBProf can be used to perform profile-driven cache management. 22

- 2012 ACM Subject Classification Computer systems organization \rightarrow Real-time system architecture 23
- Keywords and phrases Profiling, Cache Interference, Multi-core, C2IS 24
- Digital Object Identifier 10.4230/LIPIcs.ECRTS.2021.4 25

Funding Renato Mancuso: The material presented in this paper is based upon work supported by 26

the National Science Foundation (NSF) under grant number CCF-2008799. Any opinions, findings, 27

and conclusions or recommendations expressed in this publication are those of the authors and do 28

not necessarily reflect the views of the NSF. 29

1 Introduction 30

The evolution of multi-core architectures and the ever-widening gap between the performance 31 of processor and memory has rendered the adoption of system-level management strategies for 32 shared memory resources a must. Indeed, inter-core interference is a fundamental challenge 33 for the practical adoption of multi-core systems in safety-critical real-time applications, as 34 extensively surveyed in [26]. In a nutshell, the problem of inter-core interference arises due 35 to priority- and criticality-agnostic arbitration for the allocation of and access to shared 36 memory components of application workload deployed in parallel on multiple cores. Important 37 achievements have been accomplished by the research community in the design of practical 38 memory management techniques to mitigate inter-core interference. 39

Unfortunately, however, the most widely used techniques rely on the enforcement of 40 strict resource partitioning — e.g., shared cache space coloring [23], sustainable memory 41 bandwidth partitioning [39, 37]. Often times, the rigidity of strict resource partitioning results 42 in what is known as the one-out-of-m multi-core problem [20]. That is, the performance 43 loss resulting from enacting strict partitioning outweighs its benefits. We argue that at the 44



 \odot licensed under Creative Commons License CC-BY 4.0 33rd Euromicro Conference on Real-Time Systems (ECRTS 2021). Editor: Björn B. Brandenburg; Article No. 4; pp. 4:1-4:25 Leibniz International Proceedings in Informatics

© Golsana Ghaemi, Dharmesh Tarapore, Renato Mancuso;

LIPICS Schloss Dagstuhl – Leibniz-Zentrum für Informatik, Dagstuhl Publishing, Germany

4:2 Profile-driven Cache Management of Black-Box Appl.

45 core of the problem is a fundamental lack of methodologies to analyze exactly how realistic,

46 data-intensive applications interact with and benefit from the complex hierarchy of memory

⁴⁷ resources in modern high-performance embedded systems.

The goal of this paper is to provide one such methodology that goes under the name of 48 Black-Box Profiling, or BBProf for short. Specifically, we propose a profiling strategy that 49 can be used to accurately understand how an application's temporal behavior is affected by 50 the presence/absence in the cache of individual memory pages. This sets our work apart 51 from other profiling strategies that compute only end-to-end metrics such as the total cache 52 hit/miss rate, number of bus accesses, resulting runtime when adopting a given resource 53 partitioning scheme, and so on. The BBProf methodology is designed to operate without 54 requiring a micro-architectural model, which is often unavailable (or just too complex) for 55 high-performance systems. The proposed BBProf adopts a measurement-based approach 56 that does not rely on any platform-specific hardware support, and can be ported to virtually 57 any platform. 58

With this paper, we make the following contributions. First, we propose a novel profiling 59 methodology that requires no special hardware support to produce insights about the relative 60 importance of each memory page towards the overall timing of a target application. Second, 61 we describe how said methodology can be applied to profile realistic, pre-compiled black-box 62 applications without requiring any source-level or compile-time modifications. Third, we 63 propose a proof-of-concept, open-source, full-system implementation and show its capability 64 of profiling real-world vision applications. Fourth, we demonstrate that profile-driven shared 65 cache management is enabled by our BBProf methodology and highlight its benefit in 66 two scenarios: (1) to enact flexible interference mitigation with absolute guarantees that 67 are comparable to strict partitioning; and (2) as an efficient solution to the previously 68 undocumented problem of Contention-Induced Instruction Stall (C2IS). 69

70 2 Related Work

Research interest for workload-aware cache management has been spurred a large body of 71 works targeting real-time systems and general-purpose systems alike. A number of works 72 have proposed techniques to estimate the working-set size (WSS) of applications for the 73 purpose of performing informed cache management. One such work is [8], where the WSS of 74 a periodic application is estimated by computing the average per-activation number of cache 75 misses. This information, albeit coarse, is proven useful to avoid concurrently scheduling 76 applications with incompatible WSS. In a spirit quite similar to our BBProf, the work in [40] 77 proposes a technique to detect *hot* memory pages and to dynamically perform re-coloring to 78 improve average performance. Hot pages detection is performed by periodically scanning 79 the accessed-bit in all the page-table entries that belong to the target application. This 80 methodology, however, only provides an indirect estimation of the importance of each page 81 that depends on the frequency of sampling. It also relies on the presence of the accessed-bit, 82 which is an Intel-specific hardware feature. The work in [32] uses a similar approach that 83 relies on PowerPC-specific sampled-address data registers (SDAR). 84

Several works [19, 17, 6] propose scheduling models where the balance between loss of performance due to smaller cache partitions and performance improvements thanks to reduced cache interference is studied. Generally, these model assume that certain intrinsic properties — e.g. their characteristic miss rates — of the applications under analysis are known. In this case, the BBProf methodology proposed hereby could be used to determine key behavioral parameters required to instantiate such and similar analytical frameworks. More

⁹¹ recently, a seminal piece of work has proposed an approach to jointly profile an application's ⁹² sensitivity to cache size and resulting increase/decrease in the requirement for main memory ⁹³ bandwidth [37]. In many ways, the information collected through the sensitivity study ⁹⁴ represent an experimentally driven profile. Yet, the workload characterization is quite coarse ⁹⁵ grained and cannot be directly used, for instance, to determine which specific pages of an ⁹⁶ application need to be shielded from interference.

BBProf shares many similarities, at least in terms of the end goal, with a number of 97 well-established performance analysis toolkits. The survey in [5] provides a good overview of 98 popular toolkits such as Oprofile [9], Dprof [30], Zoom [1], DynamoRIO [7], Valgrind [28], 99 and Pin [24]. The latter three employ dynamic binary instrumentation (DBI), i.e. the ability 100 to translate and instrument on the fly a target binary. DBI-based tools require extensive 101 platform-specific porting. Translation layers for multiple platforms are already provided in 102 Valgrind and DynamoRIO. DBI heavily impacts the timing of an application, so profiling of 103 memory pages has to be performed by instrumenting all the memory references and then 104 conducting a frequency analysis. To the best of our knowledge, the only work that uses one 105 of these tools — the Lackey sub-tool in Valgrind — in this manner is [25]. In [25], a list of 106 hot memory pages to be locked in cache is constructed via memory tracing, but due to 107 extreme performance degradation incurred, the evaluation is limited to small benchmarks. 108 Lastly, DBI frameworks meant for general-purpose systems seldomly work out of the box 109 on embedded systems due to the complex tree of library dependencies that they rely on, as 110 also reported in [22]. Oprofile, Dprof, and Zoom rely on hardware performance counters to 111 collect information. Oprofile records a variety of statistics such as the mix of hit/miss for 112 L1/L2 caches. It relies on runtime sampling and provides a configurable trade-off between 113 accuracy and overhead. Zoom and Dprof operate on similar principles but the development 114 of Zoom has been discontinued in 2015, while Dprof relies on AMD-specific debug registers. 115 Similarly, the profiling approach proposed in the recently published CacheFlow toolkit [34] 116 relies on the hardware-specific ability, available in a subset of Aarch64 CPUs, to snapshot 117 the full content of CPU caches. 118

Since BBProf follows a measurement-based approach, it shares some similarities with the 119 vast literature on measurement-based WCET estimation tools. For instance, the work in [31] 120 aims at producing more accurate WCET estimates by designing synthetic benchmarks that 121 stress different hardware resources in the target system. The purpose of BBProf is not to 122 construct WCET estimates, but rather to extract the importance of each page for the timing 123 of an application. This information can then be used to perform more fine-grained cache 124 management. WCET analysis should be performed after a given management strategy has 125 been applied, and it thus represents an orthogonal goal. 126

In light of the discussion above, what sets the proposed BBProf methodology apart is its unique capability of extracting fine-grained statistics on the contribution of each memory page to the overall runtime of an application under analysis. It does so without leveraging any hardware-specific support, by requiring no source- or compiler-level manipulation, and by operating directly on the black-box binary of the target application. Moreover, we demonstrate that the profile acquired through our BBProf can be used to enact advanced cache management techniques beyond strict task-level or core-level cache partitioning.

3 Background

¹³⁵ In this section, we summarize the inner workings of the system components utilized by our ¹³⁶ tool for unfamiliar readers. We first present a brief overview of multi-level set-associative

4:4 Profile-driven Cache Management of Black-Box Appl.

caches. Next, we review the notion of cache coloring, before concluding with a conspectus on
 memory representation and management in modern computing architectures.

Multi-Level Set-Associative Caches: Modern computing architectures implement several levels of caching. The L1 cache resides closest to the CPU and is private to a specific core. A cache miss in L1 triggers a lookup in the level below (L2, in this instance). Some architectures restrict the L2 cache to specific cores, making them private similar to the L1. A miss in the L2 cache may trigger a lookup in the level below (L3 and subsequently, L4) if it exists or failing that, a memory lookup. We constrain our discussion here to a normative ARM-based cache, with private L1 caches and a globally shared, last-level L2 cache.

At all levels, caches adhere to a set-associative modality where a set-associative cache with associativity W consists of W identically-structured ways. Blocks of consecutive bytes are stored in *lines* referred to as *cache blocks*. The constant L_S denotes the number of bytes in a cache line, with most line sizes being 32 or 64 bytes. Memory addresses in the cache are divided into three groups of bits: the *offset*, *index*, and *tag* bits that affect the specifics of a cache lookup. Shared cache levels are physically indexed and physically tagged (PIPT), meaning all addresses used for cache lookups must be physical addresses.

Memory Abstractions in Operating Systems: Most modern operating systems 153 employ a combination of hardware and software features to effectively encapsulate physical 154 addresses into virtual addresses. Virtual addressing allows each process an exclusive view 155 of the system's memory, alleviating problems such as memory fragmentation or the limited 156 availability of physical memory. The OS maps virtual and physical addresses using page tables. 157 When a process references a virtual address, the Memory Management Unit (MMU) performs 158 a page table walk to locate the entry (PTE) — if any — that points to the corresponding 159 physical memory page. If the walk is successful, the accessed virtual address is resolved into 160 a physical address and the result of the translation is stored in the Translation Lookaside 161 Buffer (TLB). If the address is not found, a page fault is triggered by the MMU and handled 162 by the OS. If the access is legitimate, a new physical memory page is allocated and mapped 163 to the process (demand paging); if it falls outside any valid range of virtual addresses, a 164 segmentation fault (SIGSEGV) signal is delivered to the offending application. 165

Linux defines and manages the layout of legitimate contiguous regions of virtual memory by representing them as *virtual memory areas* or VMAs. VMAs consist of a range of start and end addresses, allowing for fine-grained control of virtual memory regions on a per-VMA basis. They have been a part of the Linux kernel since version 2.6 [10].

Cache Coloring: A major source of interference in multicore systems is LLC contention. 170 One of the solutions to this problem is cache coloring, a purely software-based partitioning 171 technique. With cache coloring, memory pages are assigned "colors" based on the cache sets 172 they map to, which is determined by the value of the index bits. It is possible to allocate 173 virtually-contiguous memory pages to physically discontiguous pages that have the same color. 174 By doing this on a per-application or per-core basis, one can achieve strict cache partitioning, 175 which is a well-known mitigation strategy for cache interference [14]. In multicore embedded 176 SoCs that support two-stage address translations, the OS entirely manages the translation of 177 the first layer address (user virtual address) into the intermediate physical address (IPA). 178 The second stage of translation, however, is controlled by the hypervisor [29, 11] which maps 179 IPAs to physical addresses. Hypervisor-level coloring is advantageous to transparently color 180 entire guest OS's, as demonstrated in [27, 21, 15]. 181

182 4 Design

In this section, we describe the main principles that comprise the design of the proposed BBProf. We describe the operational approach and functional components that allow it to carry out a fine-grained experiment-driven memory analysis of generic applications. While we advocate for the benefits of the proposed BBProf as a methodology for memory analysis, we have also carried out a proof-of-concept open-source implementation [13]. As we show in Section 7, the information extracted by our BBProf toolkit opens new avenues to perform fine-tuned management of shared memory resources.

In a nutshell, the main goal of the proposed BBProf toolkit can be formulated as follows. 190 To consider a target application's memory footprint decomposed into its smallest manageable 191 entities — individual memory pages. And with that, to produce a ranking that captures and 192 quantifies how crucial is each page for the temporal behavior of the application. In other 193 words, BBProf allows extracting the relative importance of memory pages towards the overall 194 temporal behavior of a target application. Importantly, our BBProf should be able to handle 195 applications of realistic complexity, while requiring minimum knowledge and understanding 196 of the application itself — i.e., by largely treating the application as a black-box. 197

4.1 Core Principles

The core principles that have driven the design of the BBProf methodology can be summarizedas follows.

Model-free Operation: Modern high-performance embedded systems are soaring in 201 complexity. Additionally, manufacturers are often wary of providing exhaustive platform 202 implementation details, as many of them constitute corporate intellectual property. Even if 203 a formal micro-architectural model can be constructed, the high degree of complexity in 204 both software and hardware layers — can result in a state-space explosion even with simple 205 workloads. It follows that, unfortunately, traditional static analysis methods might not be 206 easily applicable to the considered class of embedded systems. In light of this, we aim to 207 design a methodology that can be used in an arbitrarily complex system without the need 208 for a micro-architectural model. 209

Platform Independence: A key design-time constraint we impose is for our BBProf methodology to be feasible regardless of the specific target platform. In other words, our BBProf should not rely on hardware support that exists only in a fraction of existing and future platforms. Instead, it should leverage widely available hardware features that are exposed by embedded and general-purpose platforms alike, and that are unlikely to be phased out in future generations.

Usable for Realistic, Unknown Workload: There exists a fundamental lack of 216 practically viable toolkits that are industry-ready and capable of carrying out the memory 217 analysis of complex applications in complex embedded platforms. The proposed BBProf 218 aims that bridging such a gap with a solution that can be immediately adopted to better 219 characterize the behavior of realistic applications. This implies that not only a minimal 220 understanding of the target application should be required to perform profiling; but also that 221 BBProf should be capable of handling widely used system-level features such as dynamically 222 linked libraries and dynamic virtual memory allocation. 223

Linear-time Profiling: To be practically useful, we impose our BBProf methodology to be able to operate in linear time with respect to the memory footprint of the application under analysis. Because our strategy is centered around a runtime measurement-based approach, we deem as viable an analysis strategy with a linear time complexity that is

4:6 Profile-driven Cache Management of Black-Box Appl.





impacted by (1) the runtime of the core logic of the application under analysis; and (2) the size of the memory footprint of the target application.

4.2 High-level BBProf Workflow

The proposed BBProf methodology pivots around the idea that it is possible to manipulate 231 232 the memory allocation policy on a per-memory page basis. Thus, for a target application, it is possible to understand the importance of individual pages towards application timing by 233 changing the allocation policy one page at a time. Albeit this idea is generic, the specific 234 set of memory allocation policies depends on the type of analysis to be conducted. For the 235 remainder of this paper we direct our focus to shared CPU cache analysis, which is a primary 236 target of this work. Therefore, cacheability is the memory policy of choice to isolate the 237 impact of a single memory page on the timing of an application. 238

Figure 1 provides a high-level overview of the logical workflow of BBProf in its two 239 main modes of operation. In the *profile* mode described in greater detail in Section 4.3 and 240 depicted in Figure 1a, the required inputs to BBProf are (1) the path to the binary of the 241 ELF executable to be profiled; and (2) the name of the C function whose timing needs to be 242 profiled. This function corresponds to the *observation segment* defined below. The full list of 243 optional operational parameters are described in [13]. The output produced in this mode is a 244 binary file¹ encoding the relative importance recorded for each page of each considered VMA. 245 BBProf allows performing multiple profiling runs and will aggregate the result of all the 246 runs into the same file keeping track of max, min, and average statistics on a per-page basis. 247 BBProf includes a number of other analysis modes described in Section 4.4. These modes 248 require a profile file previously obtained on the target application. For instance, Figure 1b 249 depicts the high-level workflow of the *ranking* mode which produces a human-readable output 250 describing the runtime of the target function as an increasing number of most important 251 pages are made cacheable. 252

We base our analysis on the presence of a single aforementioned observation segment, which represents a segment of logic whose temporal behavior is of interest. Although the observation segment can be extended to cover the entire application's logic, in practice this is often not the case. Realistic applications are typically characterized into three main phases: (1) an initialization phase where parameters and inputs are parsed and pre-processed; (2) the

¹ The binary profile can be translated into human-readable format using the -t parameter as described in [13].



Figure 2 Logical interplay between modules of BBProf in *profile* mode.

main computational payload, which might be executed multiple times in a periodic fashion; and (3) a teardown phase where any acquired resource is released. The observation segment corresponds to the main computational payload of the target application. For the sake of simplicity, we assume that such a phase is encapsulated into a single function called the **target_func**, and hence that the target application has a structure similar to what depicted in the right-hand side of Figure 2. Any initialization and de-initialization logic is excluded from the analysis.

265 4.3 Profiling Strategy

When operating in profiling mode, the adopted strategy is visualized in Figure 2 and described 266 in the following. (1) Perform a first run of the target application to identify its virtual memory 267 layout; (2) re-execute the target application as many times as the number of memory pages 268 M that comprise its memory footprint; (3) at each re-execution and before the invocation of 269 the target_func, switch memory allocation policy for all the pages except the one under 270 analysis; and (4) collect the impact of the selected policy over the execution time of the 271 target_func. It is crucial that the profiling of an application is conducted in isolation, i.e., 272 with the lowest possible amount of noise in the target system. 273

For instance, consider an application whose memory footprint is comprised of 4 pages 274 and assume that its runtime when all the pages are marked as non-cacheable is some time 275 T_{nc} . BBProf first detects the footprint of the application. Next, it performs 4 iterations. In 276 the first iteration, only the first page is marked as cacheable, while all the others are marked 277 as non-cacheable. Then, it measures the runtime of the target_func which will be of the 278 form $(T_{nc} - x_1)$, with x_1 being the performance gain that arises from having the first page 279 in cache. We then repeat the same steps for the remaining three pages to extract the terms 280 x_2, x_3 , and x_4 in the same way. 281

To accomplish the strategy outlined above, our methodology relies on the definition of two components, as also depicted in Figure 1: a *user-space driver* and a *kernel-space driver*, which we refer to as UProfiler and KProfiler, respectively. Intuitively, the UProfiler is responsible for launching and collecting data about the temporal behavior of the target application, while the KProfiler is used to enforce the selected memory allocation policy. The main key design principles for the two components are reviewed in the following.

4.3.1 User-Space Driver (UProfiler)

The design of the UProfiler component shares a number of similarities with a typical debugger. Indeed, it operates by taking in two pieces of information — which are the only ones strictly

4:8 Profile-driven Cache Management of Black-Box Appl.

required to launch profiling. These are (1) the location of the executable binary (and any parameters it requires) of the target application; and (2) the name of the target function that corresponds to the observation segment.

First, UProfiler parses the provided binary executable to translate the name of the 294 function into the address that corresponds to the first instruction of the target function 295 i.e., the beginning of the observation segment. With this information at hand, UProfiler can 296 launch the target application and set a breakpoint, called the *entry breakpoint* right at the 297 beginning of its computational payload (Figure 2, step 1). As soon as the entry breakpoint 298 is reached, UProfiler pauses the target application and performs a sequence of preparatory 299 actions, called the *entry sequence*. The actions performed in the entry sequence depend on 300 the type of analysis being carried out. 301

As part of the entry sequence, UProfiler always detects the end of the observation segment. 302 This is done by inspecting the return address of the target function. With this information, 303 an exit breakpoint is installed by UProfiler (Figure 2, step 2). Before resuming the execution 304 of the target application, UProfiler removes the entry breakpoint and snapshots the current 305 start timestamp (Figure 2, step 3). In a similar way, as soon as the exit breakpoint is 306 reached, UProfiler immediately snapshots the current end timestamp (Figure 2, step 4); 307 removes the exit breakpoint, and performs a variable sequence of actions — the exit sequence. 308 During the very first run of the target application (iteration 0), UProfiler detects its 309

³¹⁰ layout and the number of memory pages M that comprise its footprint. This information is ³¹¹ collected during the entry sequence and double-checked during the exit sequence. Additional ³¹² implementation-specific details about this step are provided in Section 5.

In the generic profiling iteration i, the entry sequence is used by UProfiler to prepare a descriptor that determines the memory policy to be applied to each of the pages subject to profiling. Given the current focus on cache analysis, the descriptor prepared at profiling iteration i instructs the KProfiler to turn all the considered pages non-cacheable except for the *i*-th page. In the exit sequence, the difference between **start** and **end** timestamp is recorded and associated to page i.

Here, the use of timestamps represents the preferred metric for two main reasons. First, it allows UProfiler to be a valid methodology regardless of the target platform, since time sampling primitives are commonplace in (modern) hardware platforms. Second, it allows UProfiler to directly correlate the impact of the selected memory policy on the timing of the observation segment. Nonetheless, UProfiler can be easily extended to capture additional platform-specific performance metrics such as number of cache references, hits, misses, number of retired instructions, instructions-per-cycles, and so on.

326 4.3.2 Kernel-side Driver (KProfiler)

The KProfiler encapsulates all the logic that requires elevated kernel-level privileges to manipulate the properties of the memory pages mapped to the target application.

Following the proposed design, the KProfiler defines a communication interface exposed to the UProfiler (Figure 2, step 3). As needed — usually during the entry sequence — the interface is used to pass a descriptor with the list of changes to be applied to the target memory pages. Because absolute memory addresses change from run to run, UProfiler and KProfiler use relative addressing to uniquely identify memory pages across runs. Pages are grouped by the memory policy modification to be carried out over them.

It is responsibility of the KProfiler module to leverage appropriate kernel-level APIs to apply the requested memory policy modifications for the target pages. So far we have only discussed the most basic operation mode of the proposed BBProf. In this case, the descriptor

passed by the UProfiler always follows the same structure. Only one page is selected to be
 kept cacheable, while all the others are requested to be made uncacheable.

340 4.4 Additional Operational Modes

So far we have described the design of UProfiler and KProfiler with respect to the main operational mode, which is page-level cache profiling. Our current design includes two additional modes that are briefly described in the following.

Page Ranking Analysis: Once per-page statistics have been extracted, it is possible 344 to globally rank all the memory pages that comprise an application's footprint. Intuitively, 345 those pages that led to the best time improvements will be ranked as more important towards 346 the temporal behavior of our target. The page ranking analysis allows to understand the 347 *cumulative* benefit of selecting the top-ranked k pages to be cacheable, where $0 \le k \le M$. 348 Notably, the case k = M corresponds to the default case where all the memory pages are 349 considered cacheable. Expectedly, as we increase k, the observed runtime of the observed 350 segment will generally decrease. Importantly, however, if a threshold of $k^* < M$ is found 351 where the resulting runtime already approaches the case k = M, then k^* corresponds to the 352 working-set size (WSS) of the target application. 353

Page Migration Analysis: A final useful operation provided in our design is the 354 possibility of changing the physical location of a group of pages based on the information 355 collected during profiling and ranking. For instance, consider a platform that includes a block 356 of scratchpad memory. First profiling and ranking is performed to identify the pages that 357 comprise the working-set of the target application. Next, our BBProf toolkit can be used to 358 test what-if scenarios where all or a part of this group of pages is migrated to scratchpad 359 memory. We will demonstrate two concrete use-cases where page migration can be used to 360 efficiently mitigate inter-core cache interference. 361

362 **5** Implementation

We hereby review the main details concerning a proof-of-concept Linux implementation of the proposed BBProf toolkit.

365 5.1 UProfiler Implementation

As we mentioned in Section 4, the UProfiler component is designed to act akin to a debugger. For this purpose, it leverages the ptrace family of system calls to manipulate the flow of a child process. Indeed, launch a new run of the target application, UProfiler performs the following sequence: (1) a fork system call to spawn a new child process, (2) a ptrace(PTRACE_TRACEME) in the spawned child allowing the parent to trace the child's execution, (3) an exec system call to execute the target application under tracing.

The ptrace system call represents a standard Linux interface. Albeit it is Linux-specific, it is possible to achieve a similar behavior even in a bare-metal system or RTOS by relying on basic debugging features. Indeed, the only features used by UProfiler are (1) the ability to set/remove breakpoints, and (2) the ability to read the content of CPU registers. These capabilities are available even in simple microcontrollers.

Breakpoint Handling: To set a breakpoint in an architecture-independent way via the ptrace interface, one can replace (PTRACE_POKETEXT) the instruction at the desired breakpoint address with any illegal opcode. This way, when the execution of the tracee reaches the modified instruction, the process is paused by a SIGILL POSIX signal and a

4:10 Profile-driven Cache Management of Black-Box Appl.

SIGCHLD signal is delivered to the parent process - i.e., to our UProfiler. Before setting the 381 breakpoint, UProfiler records the value of the instruction being replaced (PTRACE_PEEKTEXT) 382 so that it can be restored once the breakpoint is reached. As soon as the breakpoint is 383 hit, UProfiler records the value of the tracee's program-counter (PC) register. To allow the 384 trace to resume from the breakpoint, UProfiler (1) restores the original instruction at the 385 breakpoint address and (2) rewinds the PC of the tracee to the recorded address. Accessing the 386 tracee's CPU registers can be done via a combination of PTRACE_GETREGS/PTRACE_SETREGS 387 $operations^2$. 388

As discussed in Section 4, UProfiler only sets two breakpoints. The entry breakpoint is 389 set upon launching the target application and at the first instruction of the target function. 390 The exit breakpoint is installed at the address to which the target function is set to return. 391 To find the address of the entry breakpoint, UProfiler accepts as a command-line parameter 392 the name of the target function whose body corresponds to the observation segment. It then 393 uses the LibELF³ library to translate the provided function name into the corresponding 394 instruction address by performing a lookup in the target ELF's symbols table (SHT_SYMTAB). 395 The address of the exit breakpoint is only known once the tracee hits the entry breakpoints. 396 In ARM32 and ARM64, it is enough to read the content of the link register (LR) to retrieve the 397 return address of the target function. 398

Layout Detection and Enforcement: In a generic POSIX-compliant application, 399 there is a number of system calls that can dynamically modify the memory layout of an 400 application. Most notably, sbrk is internally used by the libc to implement functions 401 that perform dynamic memory (de)allocation, such as malloc and free. Calling the sbrk 402 can affect the size of the heap virtual memory area (VMA). Similarly, the mmap and unmap 403 system calls can cause the addition, deletion, or modification of VMAs in the tracee's layout. 404 Importantly, the libc uses mmap instead of performing a heap extension when applications 405 allocate large buffers. For the final output of our BBProf to be valid, it is crucial that no 406 memory layout changes occur during the execution of the observation segment. This is not 407 a concern with applications written for embedded/safety-critical systems where memory is 408 always statically allocated. Nonetheless, UProfiler includes logic to enforce a deterministic 409 memory layout even on applications that use dynamic memory allocation primitives. 410

To achieve that, when the trace is spawned for the first time, UProfiler runs the trace a 411 first time and records the peak amount (VmPeak) of data that was used during the target 412 function. Once the maximum amount of memory required by the observation segment 413 is known, all the subsequent runs of the target application are performed by setting two 414 environmental variables that modify the behavior of the libc memory allocation routines. 415 These are (1) the MALLOC_TOP_PAD_ and (2) the MALLOC_MMAP_MAX_ variables. The former 416 allows setting an initial size for the heap and is set to the peak memory size detected by 417 UProfiler in the first run. The latter is set to 0 to disable the use of mmap to handle dynamic 418 memory allocations. 419

All the subsequent runs of the target application can be used to perform profiling. In the first of such runs, UProfiler further detects the actual memory layout that results from setting the aforementioned environmental variables. It does so by querying the /proc/PID/maps interface as soon as the entry breakpoint is reached. Additional launch parameters are

 $^{^2\,}$ Note: this is true for many platforms, including x86, x86_64 and ARM32. Equivalent operations can be carried out in ARM64 through PTRACE_GETREGSET and PTRACE_SETREGSET.

³ LibELF is part of the elfutils open-source project which is a toolkit to read, create and modify Executable and Linkable Format (ELF) binaries.

accepted by UProfiler to include/exclude certain types of VMAs in the profiling. For instance,
in order to make profiling faster, one might want to exclude VMAs that belong to shared
libraries and that are not used during the observation segment.

Single-page Profiling: Once UProfiler has computed the number of pages M in the 427 target VMAs, the single-page profiling phase can be initiated. Of course, the M pages can 428 be distributed across multiple VMAs (e.g. text, heap, stack). Moreover, their absolute 429 address will change from run to run due to address space layout randomization (ASLR). To 430 operate even with ASLR in place, UProfiler uses a run-independent relative encoding to 431 express the coordinate of memory pages. Specifically, we use two indices to identify each 432 page: (1) the index v of the VMA that contains the page; and (2) the offset o of the page 433 from the beginning of the VMA. 434

To profile a generic page $i \in \{1, \ldots, M\}$ with coordinates $\langle v, o \rangle$, the UProfiler prepares a 435 descriptor to instruct the KProfiler module to modify the cacheability of the pages in the 436 target VMAs. In profiling mode, this descriptor contains the list of all the VMAs under 437 analysis. For each of them, a list of pages whose cacheability attributes need to be modified 438 is included, with an opcode field that determines how the cacheability attributes should be 439 altered. In this case, the cacheability of page i is unchanged, but that of all the other pages 440 is the target VMAs is set to become non-cacheable. The descriptor prepared as mentioned 441 above is then passed to KProfiler to apply the necessary changes once the entry breakpoint 442 is reached. The target application is resumed only once all the pending changes are effective. 443 Note that any timestamp acquisition is performed after the cacheability changes have been 444 applied, so that the overhead required to switch the cacheability attributes is excluded from 445 the time measurements. 446

Time Measurements: Albeit extensible, the current use of the BBProf toolkit is to analyze the relative importance of individual memory pages toward the overall temporal behavior of the observation segment. The most direct and platform-independent way to extract this information is by acquiring timing samples of the target function as we vary which page is allowed to be allocated in cache. In order to be as precise as possible, UProfiler directly reads CPU cycle counters instead of relying on system primitives.

Time measurements are acquired right before resuming the application from the entry 453 breakpoint and right after it reaches the exit breakpoint. Moreover, since timestamps can 454 be affected by random system noise, UProfiler allows specifying an arbitrary number of 455 samples to be collected for the same profiled page. System noise originates from workload 456 on other cores, interrupt handlers, non-deterministic hardware behavior, and inaccuracy of 457 time sampling instructions. Various mitigations strategies can be adopted to reduce the 458 magnitude of system noise, such as turning off other cores and disabling peripherals. The 459 only mitigation strategy used by BBProf is running UProfiler and the target process with the 460 SCHED_FIFO Linux policy and with a high real-time priority. As we evaluate in Section 7.2, 461 the observed degree of noise was negligible and did not impact the validity of our profiles. 462 The final profile stores, for each page, the maximum, minimum, and average runtime of 463 the observed segment across all the acquired samples. Note that with this infrastructure in 464 place, it is straightforward to extend UProfiler to collect additional metrics such as hardware 465 counters for micro-architectural events — e.g. cache references, misses, hits, bus accesses, 466 to name a few. This can be done in a platform-agnostic fashion by leveraging the perf 467 infrastructure [12]. 468

Page Ranking and Migration: The implementation of the other two modes of operation is similar to what has been discussed above, hence much of the details are omitted.
To perform page ranking and migration, it is assumed that a profile has been previously

4:12 Profile-driven Cache Management of Black-Box Appl.

acquired for the target application. The pages in the profile are then arranged in a sorted
set in descending order of their impact on the timing of the target application. Examples of
the output produced by a ranking experiment are provided in Figure 8.

In the ranking phase, UProfiler performs M runs where in run k, the top k pages in the sorted set are requested to be kept cacheable by the KProfiler, while all the remaining pages in the set are turned non-cacheable. The timing of the M runs is collected and stored for later analysis.

In a similar way, a page migration experiment requires a pre-acquired profile. The M479 pages in the target VMAs are sorted according to the same criterion described above. In this 480 case, however, a single run is performed where the UProfiler instructs the KProfiler module to 481 migrate the top k pages in the sorted set to a new location in physical memory. The value of 482 k represents a parameter supplied by the user. The destination of the migration is determined 483 by the KProfiler, as we discuss below. The support to conduct page migration directly from 484 the profiler allows quick testing of what-if scenarios for the allocation of important pages. 485 As part of our future work, we plan to directly modify the way applications are launched to 486 take advantage of profiling information without the need to go through the profiler. 487

488 5.2 KProfiler Implementation

The KProfiler component is implemented as a Linux kernel module. Our current implementa-489 tion targets Linux 5.4. At startup, a communication channel with the UProfiler is created in 490 the form of a file in the proc pseudo-file system. Whenever the UProfiler needs to trigger a 491 kernel-side operation, the write system call is used to pass the content of the aforementioned 492 operation descriptor. The descriptor also contains the PID of the tracee that will be targeted 493 for the current operation. A combination of find_get_pid and get_pid_task kernel APIs 494 is used to retrieve the descriptor of the tracee's process given the provided PID. Moreover, 495 the descriptor contains redundant information about the structure of the memory layout of 496 the tracee as detected by UProfiler. This is used to perform a sanity-check in the KProfiler 497 and ensure that the desired operations are performed on the right VMAs and pages. 498

Cacheability Modification: For the profiling and ranking phases in which only the
 cacheability of the target page(s) is changed, no changes to the source code of the Linux
 kernel are required.

For each VMA in the passed descriptor, the KProfiler retrieves the corresponding 502 vm_area_struct descriptor by scanning the kernel-maintained linked list of tracee's VMAs. 503 It then ensures that any page that will be affected by the current operation is present in 504 physical memory. This is done by *faulting-in* the target pages that can be achieved via 505 the kernel API revget_user_pages_remote and with flags FOLL_POPULATE, FOLL_TOUCH 506 and FOLL_MLOCK. Next, the kernel API apply_to_page_range is used to invoke a custom 507 function for each page on which a change in cacheability attributes needs to be carried out. 508 Such a function already invokes our custom routine with a pointer to the Page Table Entry 509 (PTE) that needs to be manipulated to change the cacheability attributes of the page. 510

Given a page that is set to be made non-cacheable, the following steps are performed. First, a new PTE is prepared to mirror the same exact value of the existing PTE, but where the page attributes have been switched to encode for normal, non-cacheable memory. Next, we clean and invalidate data and instruction caches to make sure that any dirty line is written back to main memory. Then, we install the newly created PTE to replace the previous entry. Finally, we invalidate any TLB entry (if any) for the current page on all the online CPUs.

⁵¹⁷ **Page Migration**: Being able to support page migration requires some changes to the

kernel sources⁴. A total of around 200 lines have been modified to implement the required
 changes. Specifically, we have generalized the existing support for the migration of physical
 memory pages across NUMA nodes used to implement the move_pages system call. We have
 introduced a new exported kernel API with the following prototype:

```
522 int move_pages_to_pvtpool(struct mm_struct *mm, unsigned long nr_pages,
523 unsigned long * vaddrs, new_page_t get_new_page,
524 unsigned long private);
```

Here mm is the virtual address space descriptor of the process targeted for page migration, nr_pages is the number of pages to be migrated, vaddrs is an array of nr_pages virtual addresses of pages to be migrated, get_new_page is a function pointer used by the internal routines to allocate destination pages, and private is a parameter to be passed to the allocation function.

At load time, the KProfiler module internally maps an area of memory reserved at boot for page migration. The reservation is performed via a modified Device Tree Blob (DTB). Here we use the **reserved-memory** attribute ⁵ to exclude a given range of physical addresses from the default Linux allocator — the Buddy System. We do not mark this region with the **no-map** attribute to allow the kernel to initialize the necessary page descriptors to correctly map kernel virtual addresses and physical addresses in the reserved region.

If a valid reservation is found by the KProfiler at load time, the module uses a combination of memremap and gen_pool_create kernel APIs to instantiate a new general-purpose memory allocator over the reserved memory region ⁶. The former produces a valid kernel virtual address that can be used to access the reserved memory region, while the latter enables the allocation of new pages from the region.

With our custom allocator in place, whenever UProfiler requests the migration of a set of pages, a set of initial steps similar to those required to change the cacheability attributes is performed. But instead of manipulating the cacheability attribute of the exiting pages, a list of pages to be migrated is compiled and the newly introduced move_pages_to_pvtpool API is invoked. When doing so, a wrapper to a gen_pool_alloc call is passed as the get_new_page function pointer to allow internal book-keeping.

We describe in Section 7.4 how profile-driven page migration can be used to enact 547 advanced techniques to manage inter-core interference in the shared cache. Nonetheless, the 548 implications of profile-driven page migration are deeper than what presented in Section 7.4. 549 Indeed, this support allows defining a distinct memory pool for each heterogeneous memory 550 component available in the system, e.g. scratchpad memory, in-FPGA block RAM, non-551 volatile memory, reduced-latency DRAM blocks (RL-DRAM) [16], to name a few. By 552 leveraging profiling information, one can then decide which pages need to be mapped to the 553 various memory resources. 554

555 6 System Instantiation

In this section, we review the full-system setup that was carried out to evaluate the potential of the proposed BBProf approach and proof-of-concept implementation. We have deployed

⁴ The modified kernel sources are available at https://github.com/rntmancuso/linux-xlnx-prof.

⁵ See https://www.kernel.org/doc/Documentation/devicetree/bindings/reserved-memory/ reserved-memory.txt.

⁶ See https://www.kernel.org/doc/html/v5.4/core-api/genalloc.html.

4:14 Profile-driven Cache Management of Black-Box Appl.

the implemented UProfiler and KProfiler modules on an ARM64 platform that we also use for 558 all our experiments. Specifically, we use a Xilinx-ZCU102 development platform featuring 559 a Zynq UltraScale+ XCZU9EG MPSoC [36] with a quad-core ARM Cortex-A53 [4] 64-bit 560 CPU operating at 1.5 GHz and implementing the ARMv8-A [2] architecture profile. The L1 561 cache consists of a split cache with a 32 KB 2-way instruction (I) cache plus a 32 KB 4-way 562 data cache. The L2, which is also the last-level cache (LLC) is unified and 1 MB in size; it 563 has associativity 16, and it is shared among all the A53 cores. The cache line size is 64 bytes 564 for both L1 and L2. 565

Profiling and ranking analysis can be carried out directly under Linux. Conversely, to 566 evaluate the ability to enact advanced memory management via profile-driven page migration, 567 we additionally deploy a thin partitioning hypervisor, namely Jailhouse [3]. Jailhouse is 568 used to perform cache coloring [38, 19, 27, 21] in a way that remains transparent to the 569 Linux environment where we conduct our experiments. Our goal is to conduct a series of 570 experiments centered around the problem of shared cache management. To achieve this, 571 we have reproduced the setup described in [21] on the ZCU102 system, where dynamic 572 re-coloring of the Linux environment is available. We use coloring in two ways. First, in a 573 traditional way to statically restrict the applications running in the Linux environment to 574 only a subset of the available colors — we vary this amount from two to 15, with 16 being 575 the maximum value and corresponding to no partitioning. In this case, Linux is restricted to 576 use only one CPU. Moreover, when strict coloring is used, interfering workload (INTERF) 577 consists of bare-metal memory-intensive synthetic applications deployed on all the other 578 cores as stand-alone virtual machines (VM). 579

We then use Jailhouse and page coloring to illustrate a new technique enabled by the 580 profiler to mitigate the problem of shared cache interference. The setup, illustrated in 581 Figure 4, essentially defines two contiguous ranges of intermediate physical addresses (IPA). 582 The first corresponds to all the memory that Linux uses for legacy memory allocations 583 through the Buddy System and is mapped by Jailhouse to 12/16 = 3/4 of the available colors. 584 The second IPA range is mapped to pages with the remaining 4/16 = 1/4 of the available 585 colors. The latter is then used by the KProfiler to instantiate a privately managed allocation 586 pool. It follows that pages can be allocated in the pool only through explicit profiler-driven 587 page migration. We refer to this setup with the PVT+SH short-hand notation. Note also 588 that this setup provides page-level granularity over memory allocated in the private cache 589 pool. This sets this work apart from the large literature on colored page allocators proposed 590 in the past that assign colors at the process or core granularity [18, 20, 19, 23]. 591

In terms of workload, apart from the aforementioned INTERF workload, an equivalent 592 synthetic memory-intensive application, namely bandwidth from the IsolBench suite⁷, is 593 used to generate cache contention when no other VMs are active in the system and Linux is 594 used in SMP mode on all the cores. For the purposes of building confidence in the ability of 595 the profiler to characterize the importance of memory pages, we use the STAIRCASE synthetic 596 benchmark described more in detail in Section 7.2. For our observed realistic workload, 597 we used the San Diego Vision Benchmark (SD-VBS) suite [35]. While we conducted all 598 our experiments on all the benchmarks, due to space constraints we only include a subset 599 of the results that capture the more interesting cases. We also limit our discussion to the 600 input sizes SqCIF, QCIF, CIF, and VGA. We exclude the FULLHD sizes as the runtime of 601 the benchmarks on the target platform is excessively high. As we mentioned in Section 5, 602 the observed system noise was quite negligible which resulted in the timing of the profiled 603

⁷ See https://github.com/CSL-KU/IsolBench/blob/master/bench/bandwidth.c.



Figure 3 Interference as a function of WSS. **Figure 4** Overview of PVT+SH setup.

⁶⁰⁴ applications to be remarkably deterministic. Thus, five independent runs were sufficient to ⁶⁰⁵ acquire each profile. For production systems with worse signal-to-noise ratios, we expect that ⁶⁰⁶ a much larger number of runs might be needed to construct meaningful profiles.

7 Evaluation

607

In this section, we describe the evaluation that we have carried out on the system setup 608 described in the previous section. We focus our attention on four main aspects. First, 609 in Section 7.1 we evaluate the amount of shared cache contention that can be suffered by 610 applications in this platform and understand the ability of strict cache coloring to mitigate such 611 interference. Next, we show in Section 7.2 that our proof-of-concept BBProf implementation 612 is capable of extracting useful profiling information for the considered synthetic and real-world 613 applications. Third, we discuss how profile-driven migration can be used efficiently to solve 614 the problem of contention-induced instruction stall in Section 7.3. Finally, we evaluate in 615 Section 7.4 how profile-driven page migration can be used to controllably mitigate shared 616 cache contention in real-world applications. 617

7.1 Interference and Mitigation via Strict Partitioning

In the experiments presented in this section, we focus on cache contention. Generating 619 cache contention for an application under analysis is done by deploying a set of interfering 620 synthetic memory-intensive applications on all the other cores. In order to set the WSS of 621 the interfering workload with the goal of maximizing contention, we have conducted the 622 experiment depicted in Figure 3. In this experiment, the application under analysis is MSER 623 from the SD-VBS suite with input size SQCIF. Three interfering applications deployed on 624 the remaining cores continuously perform cache-allocate store operations over a buffer of 625 increasing size (x-axis). We plot on the left y-axis (red) the runtime normalized to the case in 626 which MSER runs in isolation (solo case) in the system. We display the memory bandwidth 627 observed by the interfering workload on the right y-axis (blue). A clear trend emerges that 628 highlights how the cache interference is maximized (both in average and maximum terms) 629 when each interfering application accesses a buffer of around 420 KB, i.e. access in a total of 630 about 1.23 MB. 631

In light of the results highlighted above, we have set our interfering tasks to have a WSS of 420 KB. With this in mind, we want to understand how well strict coloring is able to mitigate cache interference. We have conducted a study where all the strict coloring configurations described in Section 6 are explored for all of our SD-VBS benchmarks and

4:16 Profile-driven Cache Management of Black-Box Appl.



Figure 5 Performance of SD-VBS benchmarks under strict partitioning with (orange) and without (blue) cache contention.

considered input sizes. The most interesting nine cases are presented in Figure 5. In all 636 the sub-plots, the vertical bars represent the slowdown of the application under analysis 637 when no cache partitioning is performed. The blue bars (resp., orange) report the runtime 638 of the application under analysis in the solo case (resp., under interference). It emerges 639 that partitioning leads to significant improvements in certain circumstances, especially for 640 workload with L2-sensitive footprint such as DISPARITY and MSER with input sizes QCIF 641 and SQCIF, and for STITCH with input size CIF. However, the ability to mitigate cache 642 contention with coloring alone is limited in some cases. This is due to contention over memory 643 bandwidth which exacerbates as larger partitions are given to large-footprint applications 644 - see DISPARITY and MSER with input sizes CIF and VGA. Indeed, the stress over the 645 main memory subsystem placed by the interfering workload increases as it is confined to a 646 smaller cache partition. Traditionally, bandwidth throttling techniques are used to solve this 647 problem, such as MemGuard [39, 33]. 648

But an important takeaway from this study is that strict partitioning is just too rigid to (1) be able to efficiently mitigate cache contention for a wide variety of tasks deployed on the same core. And (2) that over-throttling of the interfering workload might be required to compensate for the lack of flexibility in coloring-based cache partitioning. Conversely, as shown in the following, the proposed BBProf toolkit can be used to strike a balance between strict partitioning and unregulated interference.

7.2 Profiling of Staircase and SD-VBS benchmarks

The first step toward profile-driven cache management is to use the proposed BBProf toolkit to acquire the page-level profile about the applications to be managed. As a first step to build confidence on the correctness of BBProf, we have designed the STAIRCASE benchmark⁸

⁸ The code of the STAIRCASE benchmark is available in the project repository [13].



Figure 6 Profile of STAIRCASE benchmark.

to exhibit a well-recognizable behavior in terms of memory accesses that can serve as the 659 ground truth on the extracted profile. Specifically, the benchmark allocates a buffer of 100 660 heap memory pages. It then performs a total of 1000 iterations reading over the buffer. In 661 the first 200 iterations, the buffer is read entirely; in the next 200 iterations, the first 20 pages 662 are skipped; after 200 additional iterations, the first 40 pages are skipped and so on. The 663 result is that the second group of 20 pages is accessed $2\times$ more than those at the beginning 664 of the buffer. The third 20-pages group $3 \times$ more, and so on. Thus if we were to plot the 665 importance of each page from beginning to end, the resulting plot would resemble a *staircase*, 666 hence the name. Figure 6 provides a visualization of the extracted profile focused on the 667 heap VMA. In the figure, the x-axis represents the index of the page under profiling. The 668 blue bars from the top of the plot visualize by how much (in percentage) the runtime of 669 the benchmark is reduced when each page is kept cacheable while all the others are not. A 670 taller bar signifies a page with relatively higher importance for the temporal behavior of the 671 application under analysis. For all the bars, the normalization baseline is always taken as the 672 application's runtime when none of the pages in the target VMAs is made cacheable. The 673 pages are sorted based on their importance rather than their offset in the VMA. Because of 674 the by-importance sorting, the most-accessed pages appear to the left-hand side of the plot, 675 with the recognizable staircase characterization having been reconstructed by BBProf. One 676 can also note that the gap between min and max in each profile sample is quite small, thus 677 leading to the conclusion that the overall measurement noise is negligible. 678

Next, we have acquired a profile for all the benchmarks in the SD-VBS suite, one for 679 each of the considered input sizes. Due to space constraints we only visualize the three most 680 representative profiles, namely those for DISPARITY, MSER with input size QCIF, and for 681 SVM with input size CIF. These are displayed in Figure 7, where we limit the plots only 682 to the heap and stack VMAs. The style of the sub-plots in Figure 7 is identical to that of 683 Figure 6, with the only difference that the bars of stack pages are color-coded in red and 684 that we have omitted max/min error bars to avoid over-plotting. From the figure it emerges 685 that in all the cases there exists a small group (1-3 pages) of heap pages that has a large 686 impact on the runtime of the application. From left to right, these alone cause a reduction 687 of around 1.8%, 69%, and 7.9% when kept cacheable. Moreover, the temporal behavior of 688 MSER and STITCH is more heavily impacted by stack pages; the DISPARITY benchmark has 689 a core set of around 65 heap pages that comprise its working-set. Taken individually, the 690 presence in cache of each of these pages alone contributes to a runtime reduction between 691 1.25% and 1.5%. 692

To further understand the relationship between important pages and overall application

4:18 Profile-driven Cache Management of Black-Box Appl.



Figure 7 Profile of DISPARITY (left), MSER (center), and STITCH (right) — heap, stack pages only.



Figure 8 From left to right, ranking analysis of DISPARITY, MSER, LOCALIZATION, and STITCH.

runtime, we conduct a ranking analysis (see Section 4.4) given the profiles obtained at 694 the previous step. In Figure 8 we depict the result of the ranking analysis conducted on 695 DISPARITY, MSER, LOCALIZATION, and STITCH. In each subplot, the x-axis reports the 696 number of pages, sorted in order of importance, that are made cacheable. The y-axis reports 697 the resulting normalized runtime of the application under analysis. The normalization 698 baseline is the runtime when only the most important page is made cacheable. A stark 699 contrast emerged in the behavior of the considered applications. Specifically, DISPARITY 700 features a block of pages with comparable importance that produces a constant slope in 701 the runtime reduction as more pages are made cacheable. It is also possible to appreciate 702 how the WSS size increases as the input size goes from SQCIF to VGA. Conversely, the 703 WSS of MSER is concentrated in a very small set of pages for the SQCIF and QCIF case, 704 and increases rapidly for input sizes CIF and VGA. Next, LOCALIZATION is characterized 705 by quantized temporal improvements unlocked only when a certain threshold of pages is 706 allocated in cache. Finally, STITCH appears to be relatively insensitive to caching as long as 707 a core set of about 10 pages is allocated. 708

Once the profile has been acquired, it is important to understand if the set of memory 709 pages deemed *important* remains the same as when the content of the input images changes 710 while their size remains the same. In the general case, this might not be true while for some 711 applications the profile might transcend the specific data input. We hereby conduct a sample 712 evaluation to understand in which category the considered benchmarks fall. Note that this 713 is not meant to represent an exhaustive evaluation. For this experiment, we consider the 714 profiles acquired on the default ("def") input images provided with the SD-VBS suite. In 715 terms of benchmarks, we limit ourselves to DISPARITY, MSER, TRACKING, and STITCH. 716 Compared to Figure 8, we have replaced LOCALIZATION with TRACKING because the latter 717 uses images as input while the former takes as input a text file with an unknown format. 718 The selected input size is VGA for DISPARITY, MSER, and TRACKING and CIF for STITCH 719



Figure 9 From left to right, ranking analysis of DISPARITY, MSER, TRACKING, and STITCH with profiles acquired under "def" and varying input images.

because the latter runs for too long over the VGA input size. For each benchmark, we have produced four additional input images. The first two called "nor1" and "nor2" are meaningful (normal) scenes, while the last two, namely "deg1" and "deg2" are scenes that correspond to corner (degenerative) cases. Specifically, "deg1" corresponds to random noise while "deg2" to a solid-color frame. Due to space contraints, we refer the reader to the project repository [13] for the full list of images used in this experiment.

Figure 9 provides the same type of analysis used to construct Figure 8. The key difference 726 here is that for each of the considered benchmarks we construct the displayed ranking curves 727 using the profile originally acquired with the "def" input images. To more clearly appreciate 728 the difference in absolute runtimes as we vary the images supplied in input, the runtimes 729 are not normalized and are instead expressed in CPU cycles. Among the four considered 730 benchmarks, the runtime of MSER is the most heavily affected by the content of the input 731 data. Nonetheless, the general trend in terms of runtime reduction as an increasing number 732 of ranked pages is made cacheable is consistent across experiments. In the DISPARITY case, 733 all the curves remain quite consistent. This suggests that the benchmark remains quite 734 insensitive to the input image and that the profile acquired with the default input captures 735 well the relative importance of individual memory pages regardless of the supplied input 736 images. The TRACKING case is quite similar to the DISPARITY case, with the trend of the 737 curve remaining consistent across experiments. Conversely, STITCH shows visible variations 738 in the relative importance of memory pages, especially when comparing between the "deg1" 739 and "deg2" cases. In this case, the profile obtained with the "def" input images does not 740 generalize well. We can conclude that what captured by BBProf remains mostly accurate for 741 three out of the four benchmarks considered in this experiment. The fourth case (STITCH) 742 displays important dependencies between input images and memory usage, in which case the 743 profile constructed by BBProf does not generalize. 744

745 7.3 Mitigation of Contention-induced Instruction Stall

We hereby want to bring to the attention of the community a previously understudied
problem, namely the problem of *contention-induced instruction stall*, or C2IS, for short.
We also demonstrate that profile-driven page migration represents an effective strategy to
mitigate the problem.

In a nutshell, C2IS can occur in platforms with small L1 caches and shared, unified L2/LLC caches. The problem manifests itself when a process operates in a periodic fashion over a large block of instructions (e.g. a long function) that spans more pages than the size of the L1 instruction cache. For instance, in the target ZCU102 platform, the size of the L1 cache can hold up to eight pages. When such a threshold is crossed, instruction pages







Figure 11 Interference mitigation via migration of data pages.

spill over L1 and are allocated in L2. But when the L2 is shared, these instruction pages are subject to be evicted by data fetched by any interfering workload. Unlike with missed over data items, an L1 and L2 miss during an instruction fetch cannot be hidden by the micro-architecture, which causes an immediate pipeline stall. The resulting impact on the runtime of the application under analysis can be dramatic.

We observed this effect in the wild and created a synthetic benchmark, namely C2ISBM, 760 to isolate and study the C2IS problem. Our C2ISBM is a process that invokes a long function 761 that spans through 65 text pages — i.e., it performs around 64,000 nops. Using as a baseline 762 its solo performance, the runtime increases by a factor of $6.5 \times$ when INTERF workload is 763 activated on all the other cores. We extract a profile of the C2ISBM benchmark, where the 764 instruction pages are identified as important. We then configure our system in the PVT+SH 765 mode (see Section 6), and progressively select the instruction pages to be migrated to the 766 PVT pool. Recall that in the PVT+SH configuration, the PVT pool is exclusively allocated 767 to 1/4 of the L2 cache. Gradually migrating the profiled instruction pages to the private 768 pool allows us to gradually de-conflict these pages and to create an equivalent L2 instruction 769 cache with a size that is proportional to the number of migrated pages. The resulting impact 770 on the runtime of the C2ISBM process is plotted in Figure 10. A sharp improvement in 771 runtime can be observed until around 43 pages are migrated. After that, the benchmark 772 becomes unaffected by the interfering workload as around 51 (43 + 8 in the I-cache) of the 773 65 instruction pages are deterministically present in the cache. It can be noted that a slight 774 runtime increase is visible when more than 64 pages are migrated because the private pool 775 can hold up to 1/4 of the L2 cache size, i.e. 64 pages. 776

In the presented use-case, being able to identify those pages that are crucial for the application's performance and selectively migrate them to a reserved portion of the cache, space is an efficient solution to the C2IS problem. By contrast, strict coloring would force all the pages of the application to share the same color, which would require the allocation of a much larger cache partition to achieve the same degree of interference mitigation.

782 7.4 Controllable Mitigation of Cache Interference

In the last set of experiments, we use our BBProf toolkit and PVT+SH setup to demonstrate that (1) profile-driven interference mitigation is effective for real-world applications, and (2) that, albeit more flexible, its effectiveness is comparable to strict partitioning. For this experiment, we leverage the fact that we can profile the interfering workload and progressively



Figure 12 Mitigation of cache interference with profile-driven migration of interfering data pages.

migrate to the private pool the pages that are responsible for the generated cache contention, 787 while we keep the pages of the application under analysis in their original location. Doing 788 this allows cache-sensitive applications to benefit from 12/16 of the LLC space. First, we 789 study the temporal behavior of the MSER benchmark with input size SQCIF in Figure 11. 790 On the x-axis we track the number of pages migrated to the private pool for each of the three 791 INTERF benchmarks — hence the total size of migrated pages is three times this value. The 792 timing behavior of MSER starts to improve after 123 pages from the INTERF benchmarks are 793 migrated away. That is because each INTERF process accesses a total of 315 pages (420 KB 794 each, see Section 7.1), meaning that only 192 pages are left to migrate, which is exactly 795 12/16 of the total LLC size. 796

Lastly, Figure 12 summarizes the behavior of the most interesting benchmarks when a full 797 migration of interfering pages is performed — see last bar of each cluster ("Interf.+Migration"). 798 The resulting runtime is compared against a number of notable cases: (1) the "Solo" case 799 where no INTERF is deployed and no cache partitioning is performed. This is also the 800 normalization baseline for all the other cases; (2) and (3) the solo runtime where only four 801 ("Solo+Col.4") or 12 ("Solo+Col.12") cache colors are assigned to the application under 802 analysis; (4) the "Interf.+No Col" case where INTERF is deployed on all the other cores 803 and no partitioning is enforced; (5) and (6) the cases "Interf.+Col.4" and "Interf.+Col.12" 804 that correspond to (2) and (3) but with INTERF active on all the other cores. Profile-driven 805 migration has comparable performance to the case where 12 page colors are dedicated to 806 the application under analysis. In a few cases (see MSER with input sizes SQCIF and QCIF) 807 migration does worse. The reason is likely interference over shared Linux meta-data (e.g. 808 page tables, kernel code and data structures). This kind of contention does not occur with 809 strict partitioning because the INTERF workload operates in a different, fully colored VM. 810

811 8 Known Limitations

The proposed method and current implementation present a number of limitations. First (i), 812 BBProf is not designed to handle multithreaded applications, or applications comprised by 813 multiple processes with complex data sharing, synchronization and dependencies. Second 814 (ii), for applications that that exhibit strong dependencies between inputs and memory 815 usage, the profile produced by BBProf on a given input might not generalize well to the 816 entire input space. Third (iii), the only piece of information used by BBProf to construct 817 profiles is timing. While this is a deliberate choice that allows BBProf to better generalize 818 on many COTS platforms, we envision that being able to integrate additional metrics (e.g. 819

4:22 Profile-driven Cache Management of Black-Box Appl.

L1/L2 cache/miss count, consumed main memory bandwidth, energy consumption) might 820 be useful to characterize page importance along additional dimensions beyond timing. In 821 our current implementation, we only provide sample code to integrate calls to Perf [12] 822 APIs during the entry/exit protocols, but more comprehensive handling of the additional 823 metrics that can be collected is required. Fourth (iv), our current implementation relies on a 824 number of Linux-specific features, such as PTRACE and the proc filesystem. Thus, while 825 porting to other non-Linux OS's or even bare-metal environments is possible, some heavy 826 re-engineering is required. We expect that PTRACE might need to be replaced with direct 827 interaction with platform-specific debug registers, while memory layout information currently 828 collected via proc interfaces might need to be exported at compile-time. Next (v), BBProf 829 does not rely on any hardware features that are not widely available. Nonetheless, a few 830 architecture-dependent features are leveraged, requiring some porting effort when moving 831 to different architectures. These are (1) cacheability manipulation, (2) sampling of CPU 832 clock cycles, and (3) cache maintenance operations. Lastly (vi), the time required to carry 833 out profiling is strictly dependent on the WSS of the target application and on the runtime 834 of the observation segment. Thus, BBProf might become impractically slow at profiling 835 large-footprint and/or long-running applications. Operating on groups of adjacent pages 836 instead of individual pages might mitigate this problem, but the trade-off between loss in 837 granularity and speed-up needs to be investigated. 838

9 Concluding Remarks

In this work, we introduced BBProf, a methodology and toolkit to extract the importance of 840 individual memory pages towards the runtime of a target application. The proposed BBProf 841 does not rely by design on any hardware-specific feature, and thus it can be implemented 842 on any platform where (1) it is possible to change cacheability attributes at a single-page 843 granularity; and (2) it is possible to acquire time samples. Additionally, BBProf can operate 844 on the unmodified, pre-compiled binaries of complex applications, and includes strategies 845 to cope with the use of dynamic memory allocation primitives. We have performed and 846 described an open-source full system implementation and setup on a state-of-the-art high-847 performance embedded platform. With this setup, we have shown three main aspects. First, 848 that BBProf is capable of extracting the profile of real-world complex vision applications. 849 Second, that the extracted page-level profiles can be used to enact fine-grained shared cache 850 management. Third, that a previously undocumented variant of inter-core interference, 851 namely contention-induced instruction stall can arise in multi-core embedded platforms; in 852 which case profile-driven selective page migration represents an efficient mitigation strategy. 853 As part of our future work, we intend to relax some of the limitations described above. 854

For instance, we aim at expanding the capabilities of BBProf to capture additional per-page properties. Moreover, we plan to develop strategies to use profiling information for OS-driven mapping of pages to heterogeneous memory resources — e.g., scratchpad memory, FPGA BRAM. Finally, we plan to further improve the level of detail of the collected information by identifying how each page impacts the runtime of multiple code sub-segments.

⁸⁶⁰ — References

⁸⁶¹ I Zoom by Rotate Right. URL: http://www.rotateright.com/.

Arm Architecture Reference Manual Armv8, for Armv8-A architecture profile (version G.a),
 author=ARM Holdings, 2011.

³ Siemens AG. Jailhouse, 2014. URL: https://github.com/siemens/jailhouse.

- ARM Holdings. Cortex-A53 MPCore technical reference manual (r0p4), 2018. URL: https:
 //developer.arm.com/documentation/ddi0500/j/.
- I. Ashraf, M. Taouil, and K. Bertels. Memory profiling for intra-application data-communication
 quantification: A survey. In 2015 10th International Design Test Symposium (IDT), pages
 32–37, 2015. doi:10.1109/IDT.2015.7396732.
- F. Bouquillon, C. Ballabriga, G. Lipari, and S. Niar. A wcet-aware cache coloring technique
 for reducing interference in real-time systems. *CoRR*, abs/1903.09310, 2019. URL: http:
 //arxiv.org/abs/1903.09310, arXiv:1903.09310.
- D. Bruening, T. Garnett, and S. Amarasinghe. An infrastructure for adaptive dynamic optimization. In *Proceedings of the International Symposium on Code Generation and Optimization: Feedback-Directed and Runtime Optimization*, CGO '03, page 265–275, USA, 2003.
 IEEE Computer Society.
- 8 J. M. Calandrino and J. H. Anderson. On the design and implementation of a cache-aware multicore real-time scheduler. In 2009 21st Euromicro Conference on Real-Time Systems, pages 194–204, 2009. doi:10.1109/ECRTS.2009.13.
- W. Cohen. Multiple Architecture Characterization of the Build Process with OProfile, 2003.
 URL: http://oprofile.sourceforge.net.
- J. Corbet, J. Edge, and R. Sobol. Kernel Development. Linux Weekly News https: //lwn.net/Articles/74295/, 2004. [Online; accessed 7-May-2019].
- C. Dall and J. Nieh. Kvm/arm: The design and implementation of the linux arm hypervisor.
 In Proceedings of the 19th International Conference on Architectural Support for Programming
 Languages and Operating Systems, ASPLOS '14, page 333–348, New York, NY, USA, 2014.
 Association for Computing Machinery. doi:10.1145/2541940.2541946.
- The Linux Foundation. perf: Linux profiling with performance counters. URL: https: //perf.wiki.kernel.org/index.php/Main_Page.
- R. Mancuso G. Ghaemi, D. Tarapore. BU Black-box Profiler. https://github.com/
 rntmancuso/black-box-profiler, 2021.
- G. Gracioli, A. Alhammad, R. Mancuso, A. A. Fröhlich, and R. Pellizzoni. A survey on
 cache management mechanisms for real-time embedded systems. *ACM Comput. Surv.*, 48(2),
 November 2015. doi:10.1145/2830555.
- G. Gracioli, R. Tabish, R. Mancuso, R. Mirosanlou, R. Pellizzoni, and M. Caccamo. Designing Mixed Criticality Applications on Modern Heterogeneous MPSoC Platforms. In Sophie Quinton, editor, 31th Euromicro Conference on Real-Time Systems (ECRTS 2019), volume 107 of Leibniz International Proceedings in Informatics (LIPIcs), pages 27:1–27:25, Stuttgart, Germany, July 2019. Schloss Dagstuhl-Leibniz-Zentrum fuer Informatik. doi:10.4230/LIPIcs.
 ECRTS.2019.27.
- M. Hassan. On the off-chip memory latency of real-time systems: Is ddr dram really the
 best option? In 2018 IEEE Real-Time Systems Symposium (RTSS), pages 495-505, 2018.
 doi:10.1109/RTSS.2018.00062.
- H. Kim, A. Kandhalu, and R. Rajkumar. A coordinated approach for practical os-level cache
 management in multi-core real-time systems. In 2013 25th Euromicro Conference on Real-Time
 Systems, pages 80–89, 2013. doi:10.1109/ECRTS.2013.19.
- H. Kim and R. Rajkumar. Real-time cache management for multi-core virtualization. In
 2016 International Conference on Embedded Software (EMSOFT), pages 1-10, 2016. doi:
 10.1145/2968478.2968480.
- H. Kim and R. (Raj) Rajkumar. Predictable shared cache management for multi-core real-time virtualization. ACM Trans. Embed. Comput. Syst., 17(1), December 2017. doi: 10.1145/3092946.
- N. Kim, B. C. Ward, M. Chisholm, C. Fu, J. H. Anderson, and F. D. Smith. Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning. In 2016 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 1–12, 2016. doi:10.1109/RTAS.2016.7461323.

4:24 Profile-driven Cache Management of Black-Box Appl.

21 T. Kloda, M. Solieri, R. Mancuso, N. Capodieci, P. Valente, and M. Bertogna. Deterministic 917 memory hierarchy and virtualization for modern multi-core embedded systems. In 2019 IEEE 918 Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 1–14, 2019. 919 doi:10.1109/RTAS.2019.00009. 920 Y. Kwon, X. Zhang, and D. Xu. Pietrace: Platform independent executable trace. In 2013 22 921 28th IEEE/ACM International Conference on Automated Software Engineering (ASE), pages 922 923 48-58, 2013. doi:10.1109/ASE.2013.6693065. 23 J. Liedtke, H. Haertig, and M. Hohmuth. Os-controlled cache predictability for real-time 924 systems. In Proceedings of the 3rd IEEE Real-Time Technology and Applications Symposium 925 (RTAS '97), RTAS '97, page 213, USA, 1997. IEEE Computer Society. 926 C. Luk, R. Cohn, R. Muth, H. Patil, A. Klauser, G. Lowney, S. Wallace, V.J. Reddi, and 24 927 K. Hazelwood. Pin: Building customized program analysis tools with dynamic instrumentation. 928 SIGPLAN Not., 40(6):190-200, June 2005. doi:10.1145/1064978.1065034. 929 R. Mancuso, R. Dudko, E. Betti, M. Cesati, M. Caccamo, and R. Pellizzoni. Real-time 25 930 cache management framework for multi-core architectures. In 2013 IEEE 19th Real-Time 931 and Embedded Technology and Applications Symposium (RTAS), pages 45-54, 2013. doi: 932 10.1109/RTAS.2013.6531078. 933 S. Mittal. A survey of techniques for cache partitioning in multicore processors. ACM Comput. 26 934 Surv., 50(2), May 2017. doi:10.1145/3062394. 935 27 P. Modica, A. Biondi, G. Buttazzo, and A. Patel. Supporting temporal and spatial isolation 936 in a hypervisor for arm multicore platforms. In 2018 IEEE International Conference on 937 Industrial Technology (ICIT), pages 1651–1657, 2018. doi:10.1109/ICIT.2018.8352429. 938 28 N. Nethercote and J. Seward. Valgrind: A framework for heavyweight dynamic binary 939 instrumentation. SIGPLAN Not., 42(6):89-100, June 2007. doi:10.1145/1273442.1250746. 940 A. Patel, M. Daftedar, M. Shalan, and M. W. El-Kharashi. Embedded hypervisor xvisor: A 29 941 comparative analysis. In 2015 23rd Euromicro International Conference on Parallel, Distributed, 942 and Network-Based Processing, pages 682-691, 2015. doi:10.1109/PDP.2015.108. 943 30 A. Pesterev, N. Zeldovich, and R. T. Morris. Locating cache performance bottlenecks using 944 data profiling. In Proceedings of the 5th European Conference on Computer Systems, EuroSys 945 '10, page 335–348, New York, NY, USA, 2010. Association for Computing Machinery. doi: 946 10.1145/1755913.1755947. 947 31 P. Radojković, S. Girbal, A. Grasset, E. Quiñones, S. Yehia, and F.J. Cazorla. On the evaluation 948 of the impact of shared resources in multithreaded cots processors in time-critical environments. 949 ACM Trans. Archit. Code Optim., 8(4), January 2012. doi:10.1145/2086696.2086713. 950 32 L. Soares, D. Tam, and M. Stumm. Reducing the harmful effects of last-level cache pol-951 luters with an os-level, software-only pollute buffer. In 2008 41st IEEE/ACM International 952 Symposium on Microarchitecture, pages 258–269, 2008. doi:10.1109/MICRO.2008.4771796. 953 P. Sohal, R. Tabish, U. Drepper, and R. Mancuso. E-warp: A system-wide framework 33 954 for memory bandwidth profiling and management. In 2020 IEEE Real-Time Systems 955 Symposium (RTSS), pages 345–357, Los Alamitos, CA, USA, dec 2020. IEEE Computer 956 URL: https://doi.ieeecomputersociety.org/10.1109/RTSS49844.2020.00039, Society. 957 doi:10.1109/RTSS49844.2020.00039. 958 D. Tarapore, S. Roozkhosh, S. Brzozowski, and R. Mancuso. Observing the invisible: Live 34 959 cache inspection for high-performance embedded systems. IEEE Transactions on Computers, 960 pages 1-1, 2021. doi:10.1109/TC.2021.3060650. 961 S. K. Venkata, I. Ahn, D. Jeon, A. Gupta, C. Louie, S. Garcia, S. Belongie, and M. B. Taylor. 35 962 SD-VBS: The san diego vision benchmark suite. In 2009 IEEE International Symposium 963 on Workload Characterization (IISWC), pages 55-64, Oct 2009. doi:10.1109/IISWC.2009. 964 5306794. 36 Xilinx, Inc. Zynq ultrascale+ mpsoc data sheet: Overview (v1.8).966 2019.URL: https://www.xilinx.com/support/documentation/data_sheets/ 967 ds891-zynq-ultrascale-plus-overview.pdf. 968

 M. Xu, R. Gifford, and L.T. Xuan Phan. Holistic multi-resource allocation for multicore real-time virtualization. In *Proceedings of the 56th Annual Design Automation Conference* 2019, DAC '19, New York, NY, USA, 2019. Association for Computing Machinery. doi: 10.1145/3316781.3317840.

Y. Ye, R. West, Z. Cheng, and Y. Li. Coloris: A dynamic cache partitioning system using page coloring. In 2014 23rd International Conference on Parallel Architecture and Compilation Techniques (PACT), pages 381–392, 2014. doi:10.1145/2628071.2628104.

- 976 39 H. Yun, G. Yao, R. Pellizzoni, M. Caccamo, and L. Sha. Memguard: Memory bandwidth
 977 reservation system for efficient performance isolation in multi-core platforms. In 2013 IEEE
 978 19th Real-Time and Embedded Technology and Applications Symposium (RTAS), pages 55–64,
 979 2013. doi:10.1109/RTAS.2013.6531079.
- 40 X. Zhang, S. Dwarkadas, and K. Shen. Towards practical page coloring-based multicore cache management. In *Proceedings of the 4th ACM European Conference on Computer Systems*, EuroSys '09, page 89–102, New York, NY, USA, 2009. Association for Computing Machinery.

983 doi:10.1145/1519065.1519076.